This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE913: Implementing SCAA088 from multiple word clock frequencies

Part Number: CDCE913


I am designing a system to generate MCLK for audio converters from external word clock (LRCLK).  Your application note looks perfect for what I need but I need to support many word clock rates from 44.1k to 192k.  I see in the application note that it is suggested to use multiple CDCE913's in order to use multiple input rates, as I need to support 6 different input rates this becomes costly for the application.  Couldn't I program the CDCE913 with different divider ratios to place the VCO and phase detector in the right pulling ranges?  Worst case I could see needing 2x CDCE913's to support 44.1k and 48k and their multiples, but the fractional divisions seem adequate.  

Please let me know if this would lead to bad jitter performance or if I'm missing something.

  • Hello Benjamin,

    The optimal use is to utilize a common frequency and divide down. If multiple PLLs will be utilized this common frequency can also be utilized although with uncommon VCOs working in the same device there will be some jitter innate to the use of uncommon VCOs.

    If this is a large issue you could try utilizing separate devices but this depends on the use case requirements.

    Hopefully this helps!