Hello, what is the minimum duration the reset register bit must be programmed for the device to fully complete the 'reset process'? I am wondering if I should incorporate a delay between programming RESET = 1 and RESET = 0, or if the gap created by my state machine is good enough (2 clock cycles at 100MHz)
Thanks
