CLKIN0 got uFL connector so the external clock can be fed to LMK04828. 40MHz differential clock is connected at CLKIN1p/n (pin 34, 35).
I am observing 40Mhz clock from CLKIN1 is leaking on CLKIN0 while no input signal at CLKIN0. What could be the reason to observe clock on CLKIN0?
Is there any LMK04828 setting required to avoid this?