Hi:Ti
The following problems are currently encountered:
Hardware connection mode: the 6th pin PRIREF_P of this chip is connected to the clock frequency of 6.144Mhz, the 7th pin PRIREF_N is pulled down to the ground; the 31st pin XO_P is connected to the TCXO or OCXO frequency 24Mhz, the 32nd pin XO_N is pulled down to the ground;
1): If using DPLL+APLL1 (cascade APLL mode), how to set the LMK5B12204 register?
2) If using DPLL+APLL (ByPass mode), how to set the LMK5B12204 register?
3) Which mode is used to output the smallest frequency jitter, the best stability and accuracy? If this mode has the best output, how to set the LMK5B12204 register?
4) If the chip enters EEPROM+I2C mode or ROM+I2C mode after startup, does the register setting need to be written to EEPROM or ROM or can it be written directly to SRAM? If it must be written in EEPROM or ROM, how to start the chip from EEPROM or ROM? Is it possible to initialize the registers every time the chip is powered on without starting from EEPROM or ROM? If it is necessary to write to EEPROM or ROM, how to set the register to write to EEPROM or ROM?
5) How to use TISC PRO software tool? Is there a detailed operating instruction document?
Please reply as soon as possible, thank you!