• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 310 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK05318B: EEPROM configuration/initialization time

Kjell Jarle Gausemel
Prodigy 51 points

Part Number: LMK05318B

What is the EEPROM configuration/initialization time, i.e. the time from internal POR to clocks are stable at outputs when in I2C/EEPROM mode.

  • 0
    TI__Expert 6140 points

    Hello,

    If this is with regards to bootup from EEPROM and lock + stable output clocks, this would be the APLL lock time. This is not specified but ~10 ms is a fair number to use, should provide more than enough guardband. Internal POR is established once core supply reaches min Vdd requirement (3.3V - 10%) with PDN pin pulled high (if floating, it will be pulled high internally)

    Regards,

    Amin

  • 0
    Prodigy 51 points

    Hi,

    so this means that the EEPROM initialization of registers is very fast, right? 

  • +1 in reply to Kjell Jarle Gausemel
    TI__Expert 6140 points

    Sure. I'm not sure what you mean by EEPROM initialization of registers, that 10 ms timeframe is with regards to full lock of the configuration, EEPROM would have to set the registers much faster than that because that is time for the APLL to calibrate and lock.

    If your question is with regards to EEPROM programming, committing the full SRAM to EEPROM takes about ~230 ms.

    Regards,

    Amin