• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 305 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214-Q1: Register reset value, MAX start-up time on CDCE6214-Q1

Motoyasu Hattori
Genius 10895 points
Part Number: CDCE6214-Q1

Hi,

My customer has the following questions.  Could you please answer them?

On the CDCE6214-Q1 Register Map User's Guide (SNAU247B), Reserved bit is Zero on reset value. On the other hands, on the datasheet Table-22 "Register Defaults", Reserved bit also writes actual value.  Which is default value?    My understanding is "Register MAP User's guide is correct on reset value, but after de-asserted RESET, CDCE6214-Q1 update the value on the Table-22 of datasheet".   Is it correct?   Please advise us.

On "1.6.1 R60 Register" of CDCE6214-Q1 Register Map User's Guide (SNAU247B), CH1_CMOS_SLEW_RAT E_CTRL bit is 0x8 on RESET value, but "Do not use except 00h or 10h" on Description column.   I think anything seems typo.  I guess 0x8 is Normal mode.  Could you please let us know what is correct?

On "7.21 Power-On Reset Characteristics" of datasheet, Start-up time is described on only Typical (9ms).   Could you please let us know the MAX start-up time?   Although this is not critical timing, he requires MAX value of start-up time for internal specification.   Please advise us.

 

Thanks and best regards,
 M.HATTORI.

  • 0
    TI__Mastermind 18070 points

    Hi Hattori-san,

    You can find the default register values for fallback (silicon default) as well as EEPROM page 0 and 1 (factory default) in datasheet table 22. I'm attaching the copies here:

    Fullscreen 1732.CDCE6214-Q1 EEPROM page 1.txt Download 
    R85	0x00550000
R84	0x00540000
R83	0x0053FF00
R82	0x005201C0
R81	0x00510004
R80	0x00500008
R79	0x004F0008
R78	0x004E0000
R77	0x004D0002
R76	0x004C0188
R75	0x004B8008
R74	0x004AA181
R73	0x00490000
R72	0x00480006
R71	0x00470406
R70	0x00460808
R69	0x0045A181
R68	0x00440000
R67	0x00430006
R66	0x00420006
R65	0x00414808
R64	0x0040A181
R63	0x003F0000
R62	0x003E0006
R61	0x003D0000
R60	0x003C6028
R59	0x003B8008
R58	0x003A502C
R57	0x00390000
R56	0x00380006
R55	0x0037001E
R54	0x00363400
R53	0x00350069
R52	0x00345000
R51	0x003340C0
R50	0x003201C0
R49	0x00310013
R48	0x00301A05
R47	0x002F0280
R46	0x002E0000
R45	0x002D4F80
R44	0x002C0318
R43	0x002B0051
R42	0x002A0002
R41	0x00290000
R40	0x00280000
R39	0x00270000
R38	0x00260000
R37	0x00250000
R36	0x00240000
R35	0x00230028
R34	0x00220000
R33	0x00210000
R32	0x00200000
R31	0x001F0000
R30	0x001E0030
R29	0x001D0000
R28	0x001C0000
R27	0x001B0004
R26	0x001A0000
R25	0x00190400
R24	0x0018091C
R23	0x00172406
R22	0x001606A2
R21	0x00150513
R20	0x00140000
R19	0x00130000
R18	0x00120000
R17	0x001126C4
R16	0x0010921F
R15	0x000FA037
R14	0x000E0000
R13	0x000D0000
R12	0x000C7002
R11	0x000B003F
R10	0x000AA777
R9	0x0009A777
R8	0x00080001
R7	0x00070C0D
R6	0x00060E6C
R5	0x00050008
R4	0x00040000
R3	0x00030200
R2	0x00020000
R1	0x00017652
R0	0x00002000
    Fullscreen CDCE6214-Q1 fallback.txt Download 
    R85	0x00550000
R84	0x00540000
R83	0x00530000
R82	0x00520000
R81	0x00510004
R80	0x00500000
R79	0x004F0008
R78	0x004E1000
R77	0x004D0000
R76	0x004C0008
R75	0x004B0008
R74	0x004AA181
R73	0x00492000
R72	0x00480006
R71	0x00470000
R70	0x00460008
R69	0x0045A181
R68	0x00442000
R67	0x00430006
R66	0x00420000
R65	0x00410008
R64	0x0040A181
R63	0x003F2000
R62	0x003E0006
R61	0x003D0000
R60	0x003C0008
R59	0x003B0008
R58	0x003A502C
R57	0x00394000
R56	0x00380006
R55	0x0037001E
R54	0x00363400
R53	0x00350069
R52	0x00345000
R51	0x003340C0
R50	0x003201C0
R49	0x00310013
R48	0x00301A14
R47	0x002F0A00
R46	0x002E0000
R45	0x002D4F80
R44	0x002C0318
R43	0x002B0051
R42	0x002A0002
R41	0x00290000
R40	0x00280000
R39	0x00270000
R38	0x00260000
R37	0x00250000
R36	0x00240000
R35	0x00230000
R34	0x00220000
R33	0x00210000
R32	0x00200000
R31	0x001F0000
R30	0x001E0030
R29	0x001D0000
R28	0x001C0000
R27	0x001B0005
R26	0x001A0000
R25	0x00190400
R24	0x00180718
R23	0x00170000
R22	0x001606A2
R21	0x00150000
R20	0x00140000
R19	0x00130000
R18	0x00120000
R17	0x001126C4
R16	0x0010921F
R15	0x000FA037
R14	0x000E0000
R13	0x000D0000
R12	0x000C0000
R11	0x000B0000
R10	0x000A0000
R9	0x00090000
R8	0x00080000
R7	0x00070000
R6	0x00060000
R5	0x00050008
R4	0x00040000
R3	0x00030000
R2	0x00020000
R1	0x00012310
R0	0x00000000
    Fullscreen 4101.CDCE6214-Q1 EEPROM page 0.txt Download 
    R85	0x00550000
R84	0x00540000
R83	0x0053FF00
R82	0x005201C0
R81	0x00510004
R80	0x00500008
R79	0x004F0008
R78	0x004E0000
R77	0x004D0002
R76	0x004C0188
R75	0x004B0008
R74	0x004AA181
R73	0x00492000
R72	0x00480006
R71	0x00470406
R70	0x00460008
R69	0x0045A181
R68	0x00442000
R67	0x00430006
R66	0x00420006
R65	0x00414008
R64	0x0040A181
R63	0x003F2000
R62	0x003E0006
R61	0x003D0000
R60	0x003C0008
R59	0x003B0008
R58	0x003A502C
R57	0x00394000
R56	0x00380006
R55	0x0037001E
R54	0x00363400
R53	0x00350069
R52	0x00345000
R51	0x003340C0
R50	0x003201C0
R49	0x00310013
R48	0x00301A05
R47	0x002F0280
R46	0x002E0000
R45	0x002D4F80
R44	0x002C0318
R43	0x002B0051
R42	0x002A0002
R41	0x00290000
R40	0x00280000
R39	0x00270000
R38	0x00260000
R37	0x00250000
R36	0x00240000
R35	0x00230028
R34	0x00220000
R33	0x00210000
R32	0x00200000
R31	0x001F0000
R30	0x001E0030
R29	0x001D0000
R28	0x001C0000
R27	0x001B0004
R26	0x001A0000
R25	0x00190400
R24	0x0018091C
R23	0x00172406
R22	0x001606A2
R21	0x00150590
R20	0x00140000
R19	0x00130000
R18	0x00120000
R17	0x001126C4
R16	0x0010921F
R15	0x000FA037
R14	0x000E0000
R13	0x000D0000
R12	0x000C0000
R11	0x000B0000
R10	0x000AA777
R9	0x00097BFA
R8	0x00080001
R7	0x00070C2D
R6	0x00060E6C
R5	0x00050008
R4	0x00040000
R3	0x00030200
R2	0x00020000
R1	0x00017654
R0	0x00000001

    Good catch on R60. It is indeed a mistake. It doesn't make sense to have 0x10 for a 4-bit register. The normal mode should be 0x8 instead.

    We don't have the validation data for the startup time at this point. We only collected the typical. Considering PVT variation (Process, Voltage, Temperature) I would say 20ms is a safe number (this is when starting from EEPROM. I2C communication time is not included). If that's too large then we will have to test it.

    Regards,

    Hao