• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 309 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214-Q1: Start up time

Motoyasu Hattori
Genius 10935 points
Part Number: CDCE6214-Q1

Hi,

My customer has the questions.

*1. On Fall-Back Mode, CDCE6214-Q1 output OUT0 by bypass of input clock.  Could you please let us know MAX time from power-up to output clock.

*2. There is "Start up Time" parameter on the Datasheet.  This time is from power-up to output Clock from OUT1-OUT4 through PLL.  Is it correct?   Please let us know.

Thanks and best regards,
M.HATTORI

  • +1
    TI__Mastermind 18070 points

    Hello Hattori,

    I don't think there's any startup time through bypassed outputs. Once the clock is available at the input, it should be immediately available at the bypassed output.

    Yes the startup time in the datasheet is talking about the PLL based outputs.

    Regards,

    Hao

  • 0 in reply to Hao Z
    TI__Genius 10935 points

    Hao-san,

    Thank you for your support.

    Although I understand "after power-up and input clock, OUT0 output "bypassed output clock" immediately", I have one question from customer.   Is "MAX time from power-up to output on OUT0 pin"  micro sec order (<1ms)?   His requirement is to output clock within about 2 msec.  Can this device support it?   Please support us. 

    Thanks and best regards,
    M.HATTORI.

  • 0 in reply to Motoyasu Hattori
    TI__Mastermind 18070 points

    Hi Hattori-san,

    Yes as long as the reference is valid then I don't see a problem of having bypassed clock on OUT0 within 1 ms. There's only a few ns of propagation delay.

    Regards,
    Hao