This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK5B12204: rising/falling time and I2C read back issue

Part Number: LMK5B12204

Dear team,

We use LMK5B12204 and faced to below two issues.

1. Due to there are one board to board connector at LVPECL clock signal, customer faced to raising/falling time issue

> Did we have register can fine-tune driving capability to fix raising/falling time issue at receiver side?

2. We try to read register value by system I2C bus(not by TICS PRO).

And find that when read same register twice, only first time read back value meet design target.

2nd read back value is wrong, 

> We have check device behavior and behavior is not changed. So register value is not changed, but read back is wrong.

Did you have any suggestion to fix this two issues? thanks.

Regards,

Ben

  • Hello Ben,

    1. Can you please provide me an image of your LVPECL terminations? A slow rise/fall time is due to improper termination.

    2. Can you please provide more details on how the readback is performed? Are the readbacks made immediately after each other? What are the commands used to perform the readback? Why do you need to read back the same register twice?

    Regards,

    Kia Rahbar

  • Hi Kia,

    Thanks, so we don't have register can fine-tune driving capability and need to modified termination to fix slew rate issue.

    Am I right? We don't prefer to change layout and want to know if we have solution by software.

    Regards,

    Ben

  • Hello Ben,

    You are correct. The termination will be the primary factor in fixing the slew rate.

    Regards,

    Kia Rahbar