Hi experts.
After the phase-locked loop locks the frequency, it will send out a lock signal.
I wanna know for LMX2571, how much is the error between the actual output frequency and the ideal frequency, the PLL considers it locked?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi experts.
After the phase-locked loop locks the frequency, it will send out a lock signal.
I wanna know for LMX2571, how much is the error between the actual output frequency and the ideal frequency, the PLL considers it locked?
Hi Harry,
This is done inside the chip, this range is proportional to Vtune but not equal to Vtune.
Please note, Vtune is not a fixed voltage, it will change according to temperature. As long as the PLL loop is locked, Vtune will stay at a steady voltage. If unlock, Vtune will usually be staying at either 0V or around 2.5V.