Pin programable PLL/Jitter attenuator with divider setting

Danilo A.

Hi Team,

I have searched our product lines for a device that fits our customer's requirements below but it seems we don't have one. Can you please confirm?

I hope you are doing well. I am looking for pin programable PLL/Jitter attenuator with divider setting. The input is 100 Mhz clock (HCSL). The output is required to be two sets of 250 Mhz (LVDS) and one 100 Mhz (LVDS). Could you please suggest suitable component for this application? I would really appreciate you help.

Regards,

Danilo

over 4 years ago

0 Noel Fung over 4 years ago

TI__Guru** 120770 points

Hi Danilo,

we don't have pin configurable jitter cleaner, but we have clock generators with built-in EEPROM which could be pre-configured to the desired outputs.

0 Danilo A. over 4 years ago in reply to Noel Fung

TI__Mastermind 34425 points

Hi Noel,

Here is the feedback of our customer.

Thank you for your response. Could you please suggest some clock generators with EEPROM (HCSL input, LVDS Output)?

Regards,

Danilo

0 Noel Fung over 4 years ago in reply to Danilo A.

TI__Guru** 120770 points

Hi Danilo,

I have sorted out some of the devices from ti.com.

https://www.ti.com/assets/js/compareParts/compare.html?familyId=350&parts=CDCE6214,CDCE6214-Q1,CDCM6208V2G,LMK03318,LMK03328,CDCM6208V1F,CDCM6208,LMK03806,CDCE906,CDCF5801A&cols=o1,p3318,p404,p441,p1099max,p1592,p2902,p776,p116,p1192,p1811,p1130,p2192&lang=en

Clock & timing

Clock & timing forum

Pin programable PLL/Jitter attenuator with divider setting