This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE706: Default Reg values and Revision Code

Part Number: CDCE706


Hi team,

Could you share the default Reg dump of CDCE706? The datasheet only says non-Reserved bits info. 

My customer is facing abnormal heating of CDCE706 and frequency is also strange against settings so I want to be back it to default by the initial Reg setting.

Also, I want to check Revision Code as well. The datasheet says "01h" should be written for Byte 0 but generated setting by TI Clock pro tool shows "11h" for Byte 0.
Which should be correct for now?

Regards,

Takashi Onawa

  • Hi Onawa-san,

    attached is the default EEPROM setting for CDCE706.

    Bit  ==>  76543210
    Byte 00 - 00010001
    Byte 01 - 00000001
    Byte 02 - 00000001
    Byte 03 - 11100000
    Byte 04 - 00000001
    Byte 05 - 00000001
    Byte 06 - 00000000
    Byte 07 - 00000001
    Byte 08 - 00000001
    Byte 09 - 00000000
    Byte 10 - 00000000
    Byte 11 - 00000000
    Byte 12 - 00000000
    Byte 13 - 00000001
    Byte 14 - 00000001
    Byte 15 - 00000001
    Byte 16 - 00000001
    Byte 17 - 00000001
    Byte 18 - 00000001
    Byte 19 - 00111000
    Byte 20 - 00111000
    Byte 21 - 00111000
    Byte 22 - 00111000
    Byte 23 - 00111000
    Byte 24 - 00111000
    Byte 25 - 00000000
    Byte 26 - 00011011
    

    Can you elaborate on "abnormal heating"?

    Byte0 is a read only register and cannot be changed via programming. It should readback 11h.

    regards,

    Julian

  • Hi Julian-san,

    Thank you for your prompt response on this.

    OK, I understood that the readback value of Byte0 should be 11h for now.

    I don't have the EVM in my office so Can you check that on your bench after I got their setting table?

    According to the engineer, they change SSC modulator setting during their evaluation. so this point caused something bad in the device since datasheet says as below.

    The PLL must be bypassed (turned off) when changing the SSC Modulation Frequency Factor on-the-fly. This can be done by the following programming sequence: bypass PLL2 (byte 3, bit 6 = 1); write new Modulation Factor (byte 25); re-activate PLL2 (byte 3, bit 6 = 0).

    I'm just asking them bypassing PLL2 before modulation factor change. and waiting their feedback now.

    Regards,

    Takashi Onawa

  • Hi Onawa-san,

    did you got feedback if the new programming sequence solved that issue?

    regards,

    Julian

  • Hi Onawa-san,

    i am closing this thread as i did not hear from you.

    Please post again, if you have additional information.

    regards,

    Julian

  • Hi Julian-san,

    Sorry for my slow response on this.

    I have confirmed they can solve this issue. It seems that they notice there was something wrong in their sequential write data in I2C. After correct the point, the device worked properly.

    I really appreciate your quick and strong assists to solve this issue.

    Regards,

    Takashi Onawa