• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04826: Application problem

Yadong Duan
Intellectual 1400 points

Part Number: LMK04826

Hi team,

Customer puts forward some question. Would you please help me to answer Thanks a lot.

The holdover function of the LMK04826 has the following questions:
1. Where to set the entry and exit conditions of the hold state?
2. How to check the performance change of the hold state and the trend of output clock degradation?
3. Is there a time-length setting in the hold-out condition?

  • 0
    TI__Genius 12690 points

    Hi,

    1. LMK04826 datasheet sections 9.3.7.2 and 9.3.7.4 shows the various ways to entering and exiting the holdover state.

    2. During the holdover, if PLL2 locks prior to entering the holdover then even after unlocking the PLL1 also, PLL2 still shows locks. Follow the section 9.3.7.3.

    3. Exit holdover depends on the various factors like VCXO frequency, ppm specs, PLL1_WND_SIZE and HOLDOVER_DLD_CNT. Follow the section 9.3.7.5 and 10.2.

    Thanks!

    Regards,
    Ajeet Pal