This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE62005: couldn't get output of the clock synthesizer while using primary Reference clock

Part Number: CDCE62005
Other Parts Discussed in Thread: CLOCKPRO,
Issue:
couldn't get output of the clock synthesizer while using primary Reference clock
Attachments:
1. 80Mhz_External_clock: Snip of 80Mhz clock from an external module. This signal is given as input at the primary Reference clock ( PRI_REF)  of CDED62005
2. Schematics: Snip of schematics Used in our design.
3.CDEC62005_GUI: Snip of GUI used while configuring CDEC62005 using external Clock.(using smart mux)
4.CDEC62005_GUI: Snip of GUI used while configuring CDEC62005 using external Clock.(using directly from PRI to output buffer)
Description:
1. we are using CDEC62005 (only four are being used in our design )to get a reference clock 
2. In CDED62005, we are using both the primary Reference clock(PRI_REF) and Secondary Reference Clock( SEC_REF)
3. For PRI_REF, we are giving input through an external clock module
4. For SEC_REF, we are giving input from an onboard oscillator(MPN: ASFLMB-40.000MHZ-LY-T)
5. We got the values, that need to be programmed to registers of CDEC62005, from CDEC62005 GUI
6. We programmed the IC to generate clock using Onboard Oscillator(SEC_REF) and we are getting the expected output( in all four channels)--Working Fine
7. We programmed the IC to generate clock using External clock(PRI_REF) .No output is been observed---Not working
8. SPI read and write is working fine.this is concluded by reading default values and by writing and reading in RW registers.
9. We have also attached a snapshot of CDEC62005  GUI settings for Configuration 
10. We want to Just bypass input to output without using internal VCO ,we are doing it by using output MUX as shown in screenshot
11. We have tried by selecting PRI_REF and also through Smart MUX fixed to PRI input 
12 .In both case we are seeing no output
13. Currently We are using LVDS input standard for PRI buffer. We are not sure if it is correct or not. Based on the screenshot attached(80Mhz_External_clock) please let us know the best standard that can be used.
14.Also let us know the best Termination that can be used ( while configuring PRI buffer)