phases between DclkoutXs and SDclkoutYs are not phase fixed after every power-up and spi-config, how to fix the phase between these clks during power cycles?
I can hardly understand the sync/sysref block from the lmk04828 datasheet. Can anybody tell me how to use sync ?