hi.
i provided the 25Mhz clock to the AUX_IN.
As a ouptut, i want to get the 50Mhz LVDS clock at the output 0, 1, and 25Mhz LVDS clock at the output 2, 100Mhz LVDS clock at the output 3,4.
When the register value got from the CDCE62005 EVM software is configured to the chip,
the Output of the CDCE62005 is not exactly matched to the 100Mhz, 50Mhz, 25Mhz.
Configured register values are
#define REG0_VAL 0xeb05ffef
#define REG1_VAL 0xeb05ffff
#define REG2_VAL 0xeb0c03cf
#define REG3_VAL 0xeb85ffef
#define REG4_VAL 0xeb85ffff
#define REG5_VAL 0x7c00ff3f
#define REG6_VAL 0xa70f010f
#define REG7_VAL 0xfda975ef
I wan to know the register values for the 100Mhz LVDS output or how to configure the loop filter.
best regards
KJ