Hi ,
The TI clock driver (CDC2351-EP) o/p is (0v-3.3v)LVTTL level and the i/p to this driver is from a 3.3 v I/O crystal oscillator.
The clock driver o/p is used as main system clock and given to the FPGAs,processor. But our FPGA,processor CLOCK i/p is configured as LVCMOS(0-3.3v).
Will there be any design issues/problems due to the difference in rise and fall times for LVTTL and LVCMOS voltage levels or any other reasons
Can we directly connect the LVTTL o/p level of TI clock driver(CDC2351-EP) to LVCMOS level clock i/p pins of FPGA, processor.
Regards
Vengat