Other Parts Discussed in Thread: LMK04208
I'm trying to synchronize clock phase at the output of two LMX2594 chips mounted on Xilinx/AMD ZCU111 evaluation board.
They have 122.88MHz signal at the input by default. At their outputs I want to create stable 3072MHz clock signals with constant phase relations.
According to documentation the clock is in category 1 and setting VCO_PHASE_SYNC=1 should do the job of syncing phases of the two LMX2594 synthesizers.
The thing is that for 3072MHz (but also any other output clock that I tried) the PLL of the chip can't get locked and the clock is evidently faulty. When VCO_PHASE_SYNC=0 there's no problem with lock.
Working configuration - VCO_PHASE_SYNC=0:
Faulty configuration - VCO_PHASE_SYNC=1 resulting with no lock:
What might be wrong in the second case (with VCO_PHASE_SYNC=1) so that LMX2594 can't get lock?