This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I have following two questions. Could you please let us know?
*1.
On the datasheet P.36, we can find the following data.
IDD_R (Core Current) : 8,5mA
IDD (IO Current per ch) : 8.5mA x 4ch = 34mA
"MAX current @ 100MHz output" is 8.5 + 34 = 42.5mA. Is it correct?
Do we need considering "input clock supply current"? Please let us know.
*2.
Datasheet P.1 described "Current consumption: 46 mA maximum".
Why are my calculation data (42.5mA) different from 46mA maximum? Please advise us.
Thanks and best regards,
M.HATTORI.
Hi Hattori,
MAX current @ 100MHz output" is 8.5 + 34 = 42.5mA. Is it correct?
Do we need considering "input clock supply current"? Please let us know.
This current value is correct. It should be calculated like that. We consider the input clock frequency because current varies over this.
Datasheet P.1 described "Current consumption: 46 mA maximum".
Why are my calculation data (42.5mA) different from 46mA maximum? Please advise us.
I Looked at validation data and this 46 mA is defined for full operating frequency range of the device. Its not fixed for 100 MHz which is 42.5 mA in your case.
Best,
Asim