• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 196 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK05028: Clock Generation

Ray Vincent Aranzaso
Genius 16425 points
Part Number: LMK05028

Hi,

Good Day.

I know LMK05028 has 2 PLLs and 8 outputs but I need to know that can I generate 8 different types of clock from each output or if I can only generate 2 different types of output.
Please advise. Thank you very much.
Best Regards,
Ray Vincent
  • 0
    TI__Genius 13640 points

    Hi Ray,

    The LMK05028 has 2 PLLs, so it can have 2 different VCO frequencies that are post-divided and sent to the output stage, where they can be selected and divided. Here is a summary of the output divider configuration:

    • OUT0 has its own output divider
    • OUT1 has its own output divider
    • OUT2 and OUT3 share an output divider
    • OUT4 and OUT5 share an output divider
    • OUT6 has its own output divider
    • OUT7 has its own output divider

    So in the typical case, it is possible to have 6 distinct output frequencies (from number of output dividers) from a maximum of 2 VCO frequency domains (from number of PLLs). A VCO frequency domain is the set of all output frequencies that can be derived from a given VCO frequency through integer division.

    It is also possible for OUT0 and OUT1 to select from a source besides the two PLLs, such as the external XO, external TCXO, or either of the two DPLL references. This gives more options for output frequencies that are not contained in the VCO frequency domains, but it is more of a special trick. 

    Thanks,

    Evan Su