Hello,
I have a question about External Reset Timing on PLL1700.
On the datasheet p.6, it is described "Initialization (reset) is done when RST=L and 1024 master clocks after RST=H."
In case of generating Master Clock after RST=H, is Initialization (reset) done normally?
Regards,
Hide