• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 425 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK05318B: synchronization questions

Cherry Zhou
Mastermind 22235 points
Part Number: LMK05318B


Hi Team,

There're some questions regarding the synchronization capabilities of LMK05318B devices may need your help:

When using the 1pps clock of GPS as a reference input: 

1) OUT7 of 05318B has ZDM function, so only the phase of OUT7 can be consistent with the input PPS phase?

2) What is the relationship between the phase of out0~6 and the phase of PPS? What is the relationship with the phase of out7?

3) When using  the ZDM function to synchronize out7 to PPS, and then use the sync function to synchronize all output clocks, after synchronization, what is the phase relationship between out0~6 and out7?

4) Which reference is the sync synchronization function to synchronize the phase of each channel to? Is it possible to synchronize the phase of out0~6 to out7?

Could you please help check this case? Thanks.

Best Regards,

Cherry

  • 0
    TI__Genius 16845 points

    Hi Cherry,

    1. Please note that the 5318B does not offer true ZDM mode because it uses a SYNC feature to get alignment between 1-PPS input and 1-PPS output. This means that the input to output phase relationship is not fixed across power cycles like with true ZDM. 
    2.  With the DPLL, the outputs will constantly get updated to be phase aligned with the PPS signal. This phase alignment means there could be a small phase offset between the input and the output (so if you connect the PRIREF/SECREF and OUTx to a scope, and zoom in on the edges, you may see the edges are not exactly on top of each other). However, the key is that all the outputs (0-7) will be phase/frequency synchronized to the PRIREF/SECREF input. 
    3. There may still be the phase offset between OUT0-6 against OUT7. For example, OUT7 may share same edge with PRIREF input and OUT0 to OUT6 could share the same edge but have a phase offset from PRIREF/OUT7.
    4. The key detail to find out is what kind of synchronization the customer wants. Must OUT0-7 share exactly the same phase/edge as PRIREF? Or is the concern to have OUT0-7 be phase/frequency synchronized to PRIREF/SECREF? If it's the second question, then the DPLL will handle this without SYNCing features. If it's the first, then this will be hard to do with LMK05318B if you want a 1-PPS output.

    Regards,

    Jennifer