Hi,
We are designing a signal processing board including LMK04832. We have a problem such that when we push the boundaries i.e. program the pll to output the VCO frequency directly (in our case 3GHz), the output is 1/3rd of VCO frequency, although we do not program the divider to 3. We get good results with divider 2, 3, 4 and so on, i.e the output frequency is set 1.6GHz successfully. Only when the divider is 1, the output does not give correct frequency. We believe the VCO locks correctly, since simultaneously we get 400GHz at another output and so on.
Can you please help to find the problem.
Thanks
Sercan