This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214-Q1: The schemetic review of CDCE6214-Q1

Part Number: CDCE6214-Q1

Hello TI team,

My customer use CDCE6214LTWRGETQ1 for their clock system. Could you pls help to review the schemetic.

And their output devices are all 100MHZ. and they have some questions.
① If the Priref_p/n is not connected, will the output be affected?

② At present, they use the two PINs of Secref_p/n to connect to the external crystal oscillator 25MHZ, can the output delivery a frequency of 100MHZ?

③ If they use the two PINs of Priref_p/n to connect to an external crystal oscillator 100MHZ, is it possible?

CLOCK BUFFER.pdf

  • Hello,

    If the HW_SW_CTRL pin is pulled low at startup, then there will be no I2C communication with the device (unless the EEPROM has been reprogrammed to allow for communication), as the device is in Pin Mode on EEPROM Page 0.

    As the clocks are LP-HCSL clocks rather than HCSL clocks, the 49.9-Ohm output termination resistors should not be used, as these terminations are internal to the device.

    1. As SECREF is the reference input in this design, PRIREF pins can be left floating.
    2. The default operation is for an XTAL input of 25 MHz and an output of 100 MHz on OUT1 through OUT4 (there is a mistake in the datasheet, default is LP-HCSL on both pages):
    3. The PRIREF pins can be used with an external 100 MHz XO - the datasheet criteria must be met:

    Thanks,

    Kadeem