• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 197 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP1102: Recommended Design for CDCLVP1102

Guohai Lin
Intellectual 2451 points
Part Number: CDCLVP1102

Hi Teams，

Happy new year for 2024！

My customer is considering CDCLVP1102 and has some questions need to answer:

1. Can you provide the recommended application schematic diagram? 

2.Customers need two outputs to reach the device at the same time. What is the delay time between the two output channels?

3. Are there any similar automotive grade chips that you can recommend? Sample time and mass production time?

Thanks！

  • 0
    TI__Expert 8231 points

    Guohai Lin,

    1. Section 6 of the EVM user guide shows the EVM schematic and can be a good place to start. Section 9.1 in the datasheet also provides more information on typical applications.  

    2. The delay time between the two output channels, which TI calls "output skew" for the CDCLVP1102 is 10 ps.  If you truly need outputs with 0 output skew, there are more complex clock generators which have output delay functionality that can produce outputs that are totally in phase and have no perceived skew.

    3. We do not currently offer any automotive LVPECL clock buffers. But, if you do not require LVPECL then, there are 4-output LVCMOS and HCSL Automotive grade clock buffers. The LMK00804B-Q1 and LMK00334-Q1 respectively.  

    Regards,

    Will

  • 0 in reply to William Pfennigwerth
    TI__Intellectual 2451 points

    Hi Will，

    Thanks for your answer.

    Does CDCLVP1102  not support LVDS output？ Is there any recommendation for a 1:2 buffer that supports LVDS output?

  • +1 in reply to Guohai Lin
    TI__Expert 8231 points

    Guohai Lin,

    The CDCLVP1102 is a universal input, LVPECL output buffer.  We do not offer any 1:2 buffers that have LVDS outputs.  But the LMK1D2102 is a dual 1:2 LVDS buffer and the LMK00304 is a 1:4 buffer which can be configured as an LVDS output.  With both of these devices you can use them functionally as a 1:2 LVDS buffer, powering down the unused output banks.

    Happy New Year, and let me know if you have any further questions,

    Will