CDCI6214: CDCI6214 on SK-TDA4VM

davied zhang

Part Number: CDCI6214
Other Parts Discussed in Thread: TDA4VM, SK-TDA4VM, CDCE6214

Hi,TI

We using CDCI6214 as pcie clock support. Now we found we can't find IIC address(0x77) of it, and can get the clock of CDCI6214(100Mhz) in TDA4VM EVM. So we want to know:

1 is CDCI6214 neet a driver? There is no driver for it in SDK of TDA4VM, but it work OK. So it can work on no driver mode?

2 EEPROMSEL PIN of CDCI6214 SET LOW in SK-TDA4VM, but we can't found I2C addr(0x77). We try to set EEPROMSEL pullup to 3.3V, can get I2C addr 0x76. It is conflict with CDCI6214 manual?

3 On our custom TDA4VM board, we set EEPROMSEL PIN of CDCI6214 Low using page0 as shown below. When OE2 and OE3 pullup to high, all out clocks are OK; when OE2 and OE3 hang/pull down, Y2P/N and Y3P/N no output. Why?

Best Regards,

Zhang

over 1 year ago

0 Cris Kobierowski over 1 year ago

TI__Expert 6035 points

Hello,

The clock gen team has been out of office. Please expect a delay in response and thank you for your patience.

0 Cris Kobierowski over 1 year ago in reply to Cris Kobierowski

TI__Expert 6035 points

Zhang,

1. No the device does not require a driver. The device, by default has a 100 MHz output.

2. Setting the EEPROMSEL pin HIGH should result in the address being found at 0x77. Setting the EEPROMSEL pin LOW should have the address at 0x76.

3. In EEPROM Page 0, OE2 and OE3 are configured to enable/disable Y2 and Y3 respectively.

0 davied zhang over 1 year ago in reply to Cris Kobierowski

Intellectual 450 points

Hi,Cris

Thanks for your support.

We refer to the TDA4VM EVM on CDCI6214 on our custom TDA4VM board, pin12 and pin19 using as SCL/SDA.

Now we found when this i2c reading/writing, the output clock of CDCI6214 will abnormal. So we think SCL/SDL will pull down when reading/writing. But it's ok in TDA4VM EVM. Could you give us some advice?

Best Regards,

Zhang

0 Cris Kobierowski over 1 year ago in reply to davied zhang

TI__Expert 6035 points

Zhang,

Our device expert will be returning tomorrow and can provide greater insight. In the meantime, I did want to note that the CDCI6214 is not recommended for new designs. We instead recommend the CDCE6214 to be used.

Best,

Cris

0 Cris Kobierowski over 1 year ago in reply to davied zhang

TI__Expert 6035 points

Zhang,

As shown in the datasheet, the SDA and SCL pins should have pullup resistors [see image]:

I don't see those in your schematic, which is likely what is causing them to be pulled down during reading/writing.

Best,

Cris

0 davied zhang over 1 year ago in reply to Cris Kobierowski

Intellectual 450 points

Hi,Cris

Thanks for your support. We have pullup the SDA and SCL pins(I2C0_SCL I2C0_SDA). As follows:

But when we try pullup the SDA and SCL pins to a 3.3V, and this 3.3 not using for other I2C, only using for pullup. It's OK. So we suspect when i2c reading/writing, SCL/SDA will pull down, Y2 and Y3 will disabled. could you give us some advises?

Best Regards,

Zhang

0 Cris Kobierowski over 1 year ago in reply to davied zhang

TI__Expert 6035 points

Zhang,

Yes, when I2C reading/writing is occurring the SDA/SCL will be pulled down, which is why the pullup resistors are required.

Best,

Cris

Clock & timing

Clock & timing forum

CDCI6214: CDCI6214 on SK-TDA4VM