Hello team,
What is the input slew rate for differential clock input?
I could only find slew rate requirement for single-ended input, which is 0.05V/ns (MIN).
Is there any jitter performance vs input clock slew rate data?
I believe jitter performance is affected by input slew rate.
Best Regards,
Kei Kuwahara