This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMX2594: LMX2594 PLL configuration via TICS Pro. How to program these clocks? I'm following all the steps necessary but cannot notice any change in clock signal.

Part Number: LMX2594
Other Parts Discussed in Thread: LMK04208, LMX2595

I'm using this RF PLL on my Xilinx RFSoC ZCU111 FPGA Board. I'm unable to configure the LMK04208 Clock and LMX2594 PLL via TICS Pro which is a Texas Instrument software. I did install the Xilinx System Controller UI 2019.1 and downloaded necessary drivers to program the RF Clocks via I2C. I could program the board using the Example .txt config file which has values of necessary registers to program the clock, picture given below. These files program the clock to operate at 122.88 MHz along with PLL for same frequency. I tried to design my own clock configuration on TICS Pro for 400 MHz (PL Reference Clock). The tool did create the register values on a .txt file which needs to be used for configuration. But, after testing the signals on Oscilloscope the Frequency never changed for the Clock signal. Potential failure reasons?

  • Hi Sagar,

    There is no picture in your post, please re-attach.

    Is the TICS Pro .txt format same as the Xilinx example .txt?

    Could you provide your TICS Pro .tcs file?

  • I'll provide both the .txt files and maybe you can let me know the difference. 
    I am generating 122.88 MHz clock out from LMK04208 and want to procure 400 MHz out from LMX2594. This is exactly what I want. 
    The first two files are Xilinx example .txt for 122.88 MHz RF Clock out. The last .txt with name "ZCU111_RFPLL-LMX2594_....." is mine and I've attached my .tcs file as well. Thank you in advance!

    ZCU111_RevA_01132018_U90_122.88MHz.txt
    R0 (INIT)	0x00160040
    R0	0x00140300
    R1	0x00140301
    R2	0x00140302
    R3	0x00140303
    R4	0x00140304
    R5	0x00140305
    R6	0x01400006
    R7	0x04400007
    R8	0x08010008
    R9	0x55555549
    R10	0x9102440A
    R11	0x0401100B
    R12	0x130C006C
    R13	0x2302820D
    R14	0x0220000E
    R15	0x8000800F
    R16	0xC1550410
    R24	0x00000058
    R25	0x02C9C419
    R26	0xAFA8001A
    R27	0x1040009B
    R28	0x0020099C
    R29	0x0180019D
    R30	0x0100019E
    R31	0x003F001F
    
    ZCU111_RevA_01152018_U102_103_104__LMX2594_122.88MHz.txt
    R0	0x00259E
    R0	0x00259C
    R112	0x700000
    R111	0x6F0000
    R110	0x6E0000
    R109	0x6D0000
    R108	0x6C0000
    R107	0x6B0000
    R106	0x6A0000
    R105	0x690021
    R104	0x680000
    R103	0x670000
    R102	0x660000
    R101	0x650011
    R100	0x640000
    R99	0x630000
    R98	0x620000
    R97	0x610888
    R96	0x600000
    R95	0x5F0000
    R94	0x5E0000
    R93	0x5D0000
    R92	0x5C0000
    R91	0x5B0000
    R90	0x5A0000
    R89	0x590000
    R88	0x580000
    R87	0x570000
    R86	0x560000
    R85	0x550000
    R84	0x540000
    R83	0x530000
    R82	0x520000
    R81	0x510000
    R80	0x500000
    R79	0x4F0000
    R78	0x4E00E5
    R77	0x4D0000
    R76	0x4C000C
    R75	0x4B0A40
    R74	0x4A0000
    R73	0x49003F
    R72	0x480001
    R71	0x470081
    R70	0x46C350
    R69	0x450000
    R68	0x4403E8
    R67	0x430000
    R66	0x4201F4
    R65	0x410000
    R64	0x401388
    R63	0x3F0000
    R62	0x3E0322
    R61	0x3D00A8
    R60	0x3C0000
    R59	0x3B0001
    R58	0x3A0001
    R57	0x390020
    R56	0x380000
    R55	0x370000
    R54	0x360000
    R53	0x350000
    R52	0x340820
    R51	0x330080
    R50	0x320000
    R49	0x314180
    R48	0x300300
    R47	0x2F0300
    R46	0x2E07FC
    R45	0x2DC0D8
    R44	0x2C1821
    R43	0x2B0000
    R42	0x2A0000
    R41	0x290000
    R40	0x280000
    R39	0x2703E8
    R38	0x260000
    R37	0x250104
    R36	0x240020
    R35	0x230004
    R34	0x220000
    R33	0x211E21
    R32	0x200393
    R31	0x1F43EC
    R30	0x1E318C
    R29	0x1D318C
    R28	0x1C0488
    R27	0x1B0002
    R26	0x1A0DB0
    R25	0x190624
    R24	0x18071A
    R23	0x17007C
    R22	0x160001
    R21	0x150401
    R20	0x14C848
    R19	0x1327B7
    R18	0x120064
    R17	0x1101F4
    R16	0x100080
    R15	0x0F064F
    R14	0x0E1E70
    R13	0x0D4000
    R12	0x0C5001
    R11	0x0B0018
    R10	0x0A10D8
    R9	0x091604
    R8	0x082000
    R7	0x0740B2
    R6	0x06C802
    R5	0x0500C8
    R4	0x040A43
    R3	0x030642
    R2	0x020500
    R1	0x010808
    R0	0x00259C
    ZCU111_RFPLL-LMX2594_U102_U103_U104_400MHz.txt
    R112	0x700000
    R111	0x6F0000
    R110	0x6E0000
    R109	0x6D0000
    R108	0x6C0000
    R107	0x6B0000
    R106	0x6A0000
    R105	0x690021
    R104	0x680000
    R103	0x670000
    R102	0x660000
    R101	0x650011
    R100	0x640000
    R99	0x630000
    R98	0x620000
    R97	0x610888
    R96	0x600000
    R95	0x5F0000
    R94	0x5E0000
    R93	0x5D0000
    R92	0x5C0000
    R91	0x5B0000
    R90	0x5A0000
    R89	0x590000
    R88	0x580000
    R87	0x570000
    R86	0x560000
    R85	0x550000
    R84	0x540000
    R83	0x530000
    R82	0x520000
    R81	0x510000
    R80	0x500000
    R79	0x4F0000
    R78	0x4E00E5
    R77	0x4D0000
    R76	0x4C000C
    R75	0x4B0980
    R74	0x4A0000
    R73	0x49003F
    R72	0x480001
    R71	0x470081
    R70	0x46C350
    R69	0x450000
    R68	0x4403E8
    R67	0x430000
    R66	0x4201F4
    R65	0x410000
    R64	0x401388
    R63	0x3F0000
    R62	0x3E0322
    R61	0x3D00A8
    R60	0x3C0000
    R59	0x3B0001
    R58	0x3A0001
    R57	0x390020
    R56	0x380000
    R55	0x370000
    R54	0x360000
    R53	0x350000
    R52	0x340820
    R51	0x330080
    R50	0x320000
    R49	0x314180
    R48	0x300300
    R47	0x2F0300
    R46	0x2E07FC
    R45	0x2DC0D8
    R44	0x2C1821
    R43	0x2B00FF
    R42	0x2A0000
    R41	0x290000
    R40	0x280000
    R39	0x2703E8
    R38	0x260000
    R37	0x250104
    R36	0x240027
    R35	0x230004
    R34	0x220000
    R33	0x211E21
    R32	0x200393
    R31	0x1F43EC
    R30	0x1E318C
    R29	0x1D318C
    R28	0x1C0488
    R27	0x1B0002
    R26	0x1A0DB0
    R25	0x190624
    R24	0x18071A
    R23	0x17007C
    R22	0x160001
    R21	0x150401
    R20	0x14C848
    R19	0x1327B7
    R18	0x120064
    R17	0x1101F4
    R16	0x100080
    R15	0x0F064F
    R14	0x0E1E70
    R13	0x0D4000
    R12	0x0C5001
    R11	0x0B0018
    R10	0x0A10D8
    R9	0x091604
    R8	0x082000
    R7	0x0740B2
    R6	0x06C802
    R5	0x0500C8
    R4	0x040C43
    R3	0x030642
    R2	0x020500
    R1	0x010808
    R0	0x00259C
    
    LMX2594_U102_U103_U104_400MHz.tcs

  • Hi Sager,

    Xilinx file configures LMX2595 in integer channel while your configuration is a fractional channel. I guess your problem is you are using a 1st order MASH. In general, I recommend use 3rd order for both integer and fractional channel. Attached here is the configuration file, please try.

    LMX2594_400MHz.tcs

  • Hi Noel, I've configured the on-board RFPLL LMX2594 with the Register File generated out of your design. However, I cannot confirm if the signal generated by PLL is proper without testing out on a scope. Do you have any idea on how to check correctness of the signal?

  • Hi Sagar,

    If MUXout pin is connected to a LED, when the PLL is locked, the LED will be turn on. 

    If there is no LED, then you need to connect the synthesizer's output to a spectrum analyzer to see if it is locked.