• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 613 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214: CDCE6214 design review and sample code for desire frequency output...

Peter Tseng
Mastermind 6550 points

Part Number: CDCE6214

Tool/software:

Hi Team,

Please help to check the customer schematics and input comments.

And please help to provide a setting to program this IC through I2C from pin19/pin12 for the following frequency.

The input is from a 25MHz crystal.

        (a). The OUT1 is 40MHz.

        (b). The OUT2 is 2.01MHz.

        (c). The OUT3 is 25KHz.

        (d). The OUT4 is 2.00MHz.

Thanks.

  • 0
    TI__Mastermind 23280 points

    Peter,

    This is the closest that we can achieve for the 2.01MHz clock - note that OUT2 and OUT3 do not have LVCMOS as options, but instead are either LVDS or LP-HCSL (swing from 0V to 0.75V):

    CDCE6214_Peter_Tseng.tcs

    Thanks,

    Kadeem

  • 0 in reply to Kadeem Samuel
    Mastermind 6550 points

    Hi Sir,

    Since OUT2 and OUT3 couldn’t provide CMOS output, and I still need 2.01MHz output in CMOS type, so I would like to change the design:  

    Can I use a crystal of 20MHz and then make OUT0 as 40MHz and OUT1 as 2.01MHz and OUT4 as 2.00MHz?

    In this case, all 3 fast clock outputs are in CMOS type. The less important 25KHz slow clock can still be in OUT3 in LP-HCSL 0.75V type and I can use a level translator to get a CMOS type 25KHz signal.

    Please help to check again and provide the setting if workable.

    Thanks.

  • 0 in reply to Peter Tseng
    TI__Mastermind 23280 points

    Peter,

    The issue here is that the only way of making OUT0 a 40MHz clock is by using the reference doubler and selecting this as the source for OUT0. This will output a 40MHz clock, but the duty cycle will not be 50%. If this is fine, I can create this configuration for you.

    Thanks,

    Kadeem