This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
I want to replace an existing clockbuffer with LMK1D1204RGTR.
1) The input of the LMK is from an oscillator SG3225VAN100.000000M-KEGA3 whose input is set to same 2.5V as the buffer.
The oscillator requires a 100ohm resistor at the output between p/n and specifies VoD 250mV to 450mV.
Is this ok for the LMK buffer?
The input differential swing for LMK is not listed. Can you share that and help to clarify how it matches against the below osc spec?
2) In this scenario, is any biasing required with VAC_REF0 pin or need to keep it NC? Pls share how to implement?
3) Output of the buffer feeds to FPGA whose LVDS spec is as below. In this case, should we use AC coupling or DC coupling at the buffer outputs while connecting to the FPGA?
What cap values would you recommend? Any 100-ohm termination needed at the buffer output?
Thanks
Hi Nandini,
If the output format of the driver is LVDS, we will require a 100Ohm differential termination on the input pins.
2. VAC_REF can be left float since it's not being used.
3. DC coupled is much easier. You do require a 100Ohm differential termination at the Rx input.
Regards,
Vicente
Hi Vincente,
Reposting the qs 1..
Can you pls share what's the input diff swing on the buffer?
I want to ensure that it will match the vod 250mV to 450mV of the oscillator.
Thanks
Hi Nandini,
0.3V to 2.4V peak to peak differential - page 7 of DS.
Regards,
Vicente
Hi Vincent,
How do we calculate the swing from this?
If oscillator outputs a swing of 250mV, will the LMK be able to understand it since it's lesser than 300mV pk-pk?
Thanks
Hi Nandini,
VOD for the oscillator is rated as 250mV and our device can have a swing as low as 150mV - thus the LVDS oscillator will work fine.
Regards,
Vicente