LMKDB1202: CLKIN_SEL_tri

Jeff YANG

Part Number: LMKDB1202

Tool/software:

Hi,

Could you please advise how long it takes after enabling SRIS on the clock generator to switch to In2 via the CLKIN_SEL_tri pin (pin 7) of the MUX?

How much delay is required in between? Thank you.

Jeff

6 months ago

+1 vicente flores prado 6 months ago

TI__Mastermind 29542 points

Hello Jeff,

70ns max.

Best regards,

Vicente

0 Jeff YANG 6 months ago in reply to vicente flores prado

Mastermind 7960 points

Hi Vincente,

Got it, thank you.

0 Jeff YANG 6 months ago in reply to Jeff YANG

Mastermind 7960 points

Hi Vincente,

Could you please clarify how the 70 ns is defined? Does it mean that exceeding 70 ns will degrade the SRIS performance, or is it something else?

Jeff

0 vicente flores prado 6 months ago in reply to Jeff YANG

TI__Mastermind 29542 points

Hello Jeff,

this spec is defined as the maximum time it takes to switch between 100MHz clocks in other words the time it takes to switch Inputs via MUX between a 100MHz clocks at CLKin1 vs CLKin2 or vice versa.

Best Regards,

Vicente

Clock & timing

Clock & timing forum

LMKDB1202: CLKIN_SEL_tri