This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK1D2102: EN pin clarification

Part Number: LMK1D2102
Other Parts Discussed in Thread: LMK1D1208

Tool/software:

Hi there,

LMK1D2102 datasheet table 9-1 "Output Control Table" states that when EN is 0: Clock Outputs All outputs disabled (static "0")

Is this saying that literally ALL of the OUT pins will be driven low?  (I.e. OUT0_P and OUT0_N will both be driven low)?

Or is it saying that for each OUT pair, OUT_N will be driven high and OUT_P will be driven low?

I have the same question for the IN_SEL pin of the LMK1D1208.

Thank you for your help.