• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 21 subscribers
  • Views 80 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPLD1202-DYY-EVM: Inquiry About Long Cycle Delays with TPLD1202

Staneslouse Sadeesh
Prodigy 220 points
Part Number: TPLD1202-DYY-EVM
Other Parts Discussed in Thread: TPLD1202

Tool/software:

Hi Team, I would like to investigate whether the TPLD1202 is capable of generating long cycle delays, specifically around 30 minutes.

Are there any application notes or examples available that demonstrate how to create such extended cycle times?

Thank you in advance.

Kind regards

Staneslouse

  • 0
    TI__Mastermind 38095 points

    Hi Staneslouse,

    Let me ask one of my team members, I believe they are in progress working on an app note. 

    For a discrete solution you can also look into our TPUL familiy https://www.ti.com/product/TPUL2T323?keyMatch=TPUL2T323&tisearch=universal_search&usecase=GPN 

  • 0 in reply to Albert Xu1
    Prodigy 220 points

    Hi Albert,

    Thank you for the update, I really looking to generate PWM using TPLD PWM modules.

    Kind regards

    Staneslouse

  • 0 in reply to Staneslouse Sadeesh
    TI__Mastermind 38095 points

    Hi Staneslouse,

    Please see my attached syscfg file. https://e2e.ti.com/cfs-file/__key/communityserver-discussions-components-files/48/1202_5F00_30min_5F00_delay.syscfg

    The delay block generally takes in a build in clock input, but obviously, 30min is a very long time relative. 

    Math is as follows: 

    1800 sec / (1 / (25000 kHz / 4096)) = ~10986

    1800 sec is 30 minutes, and divide that by our clock period which is a 25 kHz oscillator divided by 4096. 

    Finally, taking the square root of that, you can find the control data that you put in each counter and delay block. 

    Result is 104.815, which is where some inherent error will come in as you cannot get exact whole numbers. 

    The final squareroot operation is to find what control data to put in each block. But it does not need to be the square root. The counter data and the delay data have to equal the result of the first equation. For example, you can divide 10986 by 255 and put 255 into the counter and the final answer into the delay block.