LMK1C1102A: Zero delay CLK buffer

d_zero

Part Number: LMK1C1102A
Other Parts Discussed in Thread: CDCE6214

Dear Team,

would you recommend LMK1C1102A as a zero delay CLK buffer without phase shift in order to clean the jitter and/or noise from a PCLK (Max 148.5MHz) ( DVP interface) signal from SoC?

Or do you recommend other IC for this task? Maybe CDCE6214 with Zero delay mode? Or any newer device that has zero delay mode?

Best Regards,

4 months ago

+1 Michael Srinivasan 4 months ago

TI__Genius 13301 points

Hello d,

In order to jitter clean, you need to use a jitter cleaner - such as a device from our LMK048xx line. This requires an external VCXO and a dual loop solution, so that jitter may be cleaned in the first loop. Furthermore, it offers zero delay mode.

For the sake of simply buffering out an input, I would recommend the LMK1C1102A. It is asynchronous, making it optimized for low frequency signals.

Thanks,

Michael

Clock & timing

Clock & timing forum

LMK1C1102A: Zero delay CLK buffer