• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 230 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP111-SEP: Worst case jitter

Mark Caskey
Prodigy 30 points

Part Number: CDCLVP111-SEP
Other Parts Discussed in Thread: CDCLVP111-SP

The typical additive jitter foir the CDCLVP111-SEP is 0.125ps.

The max additive jitter is 0.8ps

What factors are responsible for the 0.8ps jitter performance, which is well beyond what we are measuring in the lab? 

What would be the max additive jitter , for an application  running at at  200MHz? 

thanks,

Mark

  • 0
    TI__Genius 16941 points

    Hi Mark,

    Our typical additive phase jitter spec is 0.125ps with test conditions identified in the datasheet. The max additive phase jitter spec of 0.8ps is a simulated result when the original die was released in our CDCLVP111-SP several years back. When we test the device our results are typical, but note the typical results we are testing are not validated across Process, Voltage, and Temperature (PVT) which factors into the max spec.

    Thanks,

    Michael