This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CODELOADER: Guidance on LMX2592 8 GHz Configuration with VCO Doubler for PA Input on TICS pro

Part Number: CODELOADER
Other Parts Discussed in Thread: LMX2592, PLLATINUMSIM-SW

Dear TI Technical Support,

I am configuring the LMX2592 PLL to provide an 8 GHz output that will serve as the input to a Quervo PA operating at 8 GHz.

Here is my current setup in TICS Pro:

  • Reference input (Fosc): 100 MHz

  • Prescaler: 2

  • N Divider: 40

  • FracN: 0 (integer mode)

  • VCO Output: 4000 MHz

  • VCO Doubler: enabled → effective output = 8000 MHz

  • Output MUX: set to VCO

  • RFoutA/B: showing 8 GHz

  • Charge pump current: 0.468 mA × gain multiplier = 0.9375 mA effective

  • Calibration: FCAL_EN enabled

My questions are:

  1. With the VCO doubler enabled, is this the correct and recommended way to achieve 8 GHz output for driving a Quervo PA?

  2. Beyond enabling the doubler, should I adjust other parameters such as phase detector frequency, charge pump current, or loop filter bandwidth to optimize performance at 8 GHz?

  3. Are there specific spur reduction or calibration settings you recommend for stable lock and low phase noise at this frequency?

  4. For PA drive, is there any guidance on output power level settings or distribution options that I should consider to ensure proper interfacing with the Quervo PA?

I would appreciate your confirmation on whether this configuration is valid, and any recommendations for fine‑tuning the parameters to ensure reliable operation at 8 GHz with the PA.

Best regards,

Chaithanya
image.png

  • Hi There,

    Your configuration is correct.

    Phase detector frequency, charge pump current and loop filter bandwidth are depending on your system requirement. In general, lower jitter requires wider loop bandwidth, good phase noise may need a smaller loop bandwidth. Wider loop bandwidth requires higher phase detector frequency and charge pump current. Suggest use PLL Sim (www.ti.com/.../PLLATINUMSIM-SW) to design the performance of the synthesizer that meets your system requirement.

    Output power setting should match the PA input requirement. 


  • Dear TI Technical Support,

    Thank you   for confirming that my LMX2592 configuration is valid for generating an 8 GHz output to drive a Quervo PA.

    I noticed that the PLLatinum Sim link you provided (www.ti.com/.../PLLATINUMSIM-SW (ti.com in Bing)) appears to be broken or inaccessible. Could you please share a working link or an alternative resource for loop filter and charge pump optimization?

    Additionally, I’m currently using an STM32 microcontroller to configure the LMX2592 via SPI. I would appreciate it if you could share any example code, reference projects, or register programming sequences (even from other MCUs like MSP430 or Arduino etc) that demonstrate how to configure the LMX2592 in practice. My goal is to validate the SPI interface and ensure proper calibration and lock detection.

    Thanks again for your support.

    Best regards,

    Chaithanya

  • Hi There,

    Please try to download PLL Sim again, if it is still fail with Bing, try another browser. 

    Unfortunately, we don't have programming code with any MCU. 

  • Thank you   i got PLL sim ,

    If you dont have any code base , if possible can you provide software bringup document or steps ,it will be very helpful for me to write code.

  • Hi There,

    We don't have any collateral on software. 

    You may consider to use TICS Pro to assist your software development, this tool can generate the register settings based on the configuration we have setup.