• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 108 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

CDCV304: Duty Cycle for CDCV304PWR

CDCV304-EP: CDCV304-EP Duty cycle Operational Range

Natalia Sanchez
Prodigy 50 points

Part Number: CDCV304-EP

Hello,

I would like to know what's the min, typ, and max duty cycle for this part number. My input clock signal works at a 40% duty cycle signal, and I would like to know if it can be supported.

  • 0
    TI__Mastermind 32152 points

    Hi Natalia,
    The same applies for this part as the thread you linked. 
    The output duty cycle should be close to 50% assuming a input clock with a 50% duty cycle. 

    This is a buffer though, if your input has a 40% duty cycle the output should have a 40% duty cycle as well. 
    We do not have this spec'd though as all applications usually will have a 50% duty cycle input as well as 50% duty cycle output. 

    Best regards, 

    Vicente