This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE72010 LVCMOS driving capability

Other Parts Discussed in Thread: CDCE72010

Hi.

I want to use the CDCE72010 Evaluation Board to generate clocks for three TI's ADC Evaluation Boards (2 ADS5521EVM and 1 ADS5424EVM), from a 10MHz sinusoidal laboratory source. I want to use three single ended LVCMOS outputs from CDCE72010.

Is the CDCE72010 Evaluation Board capable of drive correctly a 50ohms load from each one of its LVCMOS outputs?

Thanks in advance.

  • Hi Diogo,

    The LVCMOS outputs for the CDCE72010 are meant to drive a high-impedance load so you would not see the correct amplitude when using a 50-ohm load. Also in this configuration the performance is not guaranteed as it would be operating outside of the IOH/IOL spec of 100uA.

    Best regards,

    Matt

  • Thanks for the answer.

    Do you have any recommendation for our purpose? Besides the use of a Laboratory Signal Generator?

    Is there any Ti's Evaluation Board that could do the job without troubles??

    Regards,

    Diogo Ribeiro

  • Diogo,

    When the LVCMOS output of the CDCE72010 is connected to a 50-ohm termination, the amplitude is reduced by half to around 1.5V (pk-pk). The ADC EVM expects a 1V RMS sine wave centered at 0V from the signal generator. I think that removing the 50-ohm resistor on the EVM (R4) should provide the correct swing (3V pk-pk = about 1.06V RMS).

    Best regards,

    Matt

  • Thanks! It seems an easy solution.

    One more question. This way the LVCMOS driver output is well terminated?? Otherwise reflections may occur and the performance could be affected, right?

    Furthermore, the characteristic impedance of the cables used to connect the two boards is 50ohms, this fact can't lead to reflections also??

    Thank you very much for the attention.

    Regards,

    Diogo RIbeiro