• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 179 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214: Design review

JH Shin
Guru 12875 points

Part Number: CDCE6214

Hello,

My customer requests a design review for CDCE6214RGER.

Please review the design of the file below to see if there are any issues.

Thank you.

  • +1
    TI__Expert 4990 points

    Hi JH,

     

    The schematic as a whole looks good, here are my comments:

    • In each power supply configuration, ensure the 0.1µF caps are placed closed to the respective supply pins of the device (C598, C602, C609, C614).
    • The note for EEPROM page 1 under the device shows Y1 as 100MHz HCSL and Y3 as 100MHz LVPECL, which is inconsistent with the output types shown. It's configured properly in TICS Pro, so there shouldn't be an issue.
      • Also the CDCE6214 only supports LP-HCSL, not HCSL.
    • Is there a reason a 2pF capacitor C605 is placed on OUT4? Since it's not included on the other LVCMOS outputs, please check the reason for its inclusion.
    • In the TICS Pro setup, the output driver for OUT4 should be "CMOSP" instead of "CMOSPN" since OUT4_N is unused.

     

    Best,

    Jaryd