• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 22 subscribers
  • Views 113 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK5B33216: Schematic review

Sveinn Jia
Expert 7290 points

Part Number: LMK5B33216

Hi Team,

 

Can we select a 10MHz clock for the OCXO here

image.png

Please help review the shcematic

229.jpeg

Regards,

Sky

  • 0
    TI__Expert 3460 points

    Hi Sky, 

    Yes you can use a 10MHz OCXO as an XO input as long as the frequency has a non-integer relationship with the VCO frequencies of each of the APLLs (if the DPLLs are being used). 

    I will review the schematic you've sent and get back to you with feedback in the next few days. In the meantime, would you be able to send a clearer image or a PDF of the schematic? 

    Best,
    Jaryd

  • 0
    TI__Expert 3460 points

    Hi Sky,

    I have reviewed your schematic and based on what I can see, the schematic looks good for the most part. My comments are below:

    • Ensure the 0.1µF supply filtering capacitors are placed close to the device pins in the layout.
    • The recommended capacitor value for CAP_DIG is 10µF.

    Best,
    Jaryd