• State TI Thinks Resolved
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 22 subscribers
  • Views 58 views
  • Users 0 members are here
Support feedback
Options
Options
Related

LMK1D1204: LMK1D1204 Single-ended Input Configuration

Kethan P
Prodigy 20 points

Part Number: LMK1D1204
Other Parts Discussed in Thread: LMK04832

Hi TI Team,
 
I am using the LMK1D1204 with a single-ended LVCMOS clock input. In my design, the LVCMOS signal is connected to IN− (N) and the bias voltage is applied to IN+ (P). The datasheet recommends connecting the signal to IN+ and the bias to IN−.
 
Could you please clarify:
1) Is this input configuration supported or expected to operate reliably?
2) Will the LVDS outputs simply be inverted (180° phase shift), or are there any other functional or performance implications?
3)The LVDS outputs are connected to the LMK04832 LVDS inputs. Is there any concern with this configuration?
 
Could you please Reply as soon as possible??
 
Thank you for your support.image.png
  • 0
    TI__Genius 17001 points

    Hi Kethan,

    Kethan P said:
    1) Is this input configuration supported or expected to operate reliably?

    Yes, this input configuration is supported.

    Kethan P said:
    2) Will the LVDS outputs simply be inverted (180° phase shift), or are there any other functional or performance implications?

    Yes, the outputs will have a 180 degree phase shift applied.

    Kethan P said:
    3)The LVDS outputs are connected to the LMK04832 LVDS inputs. Is there any concern with this configuration?

    No, that should be fine. 

    I am a bit puzzled by your input circuit, though. It seems you are AC coupling the VAC_REF output, which would then mean that the input signal is not being biased? The IN_N should be an LVCMOS/SE signal that swings from 0V to your VDD voltage, and the IN_P should be biased to the exact middle of that swing range (VDD/2).

    Thanks,

    Michael

  • 0 in reply to Michael Srinivasan
    Prodigy 20 points
    Hi Michael,
    Thank you for your quick response and clarification.
    The capacitor is actually a decoupling capacitor for the VAC_REF0 output. The IN_P input is biased to VDD/2, and the LVCMOS clock is applied to IN_N.
    Thanks again for your support.
  • 0 in reply to Kethan P
    TI__Genius 17001 points

    Ah, I see. That should be fine then.

    Thanks,

    Michael