• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 22 subscribers
  • Views 300 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Clock output relationship

Woojung Kang
Prodigy 20 points

Other Parts Discussed in Thread: CDCE925

I am going to use CDCE925 for 2 different clock output. I can see same reference clock and difference rate clock outputs.

I hope 2 different rate outputs were on sync. Is CECE925 correct solution for this requirement?

THX 

  • 0
    TI__Expert 3985 points

    Hi Woojung,

    do you need to have a Pdiv values different from 1 for your different rate outputs? If this is the case you may experience some phase shift between the two outputs.

    Best regards,

    Leandro

  • 0 in reply to Leandro_z
    Prodigy 20 points

    Hi Leandro,

    Yes. I am going to use different Pdiv value for each output clock. Can I understand the 2 output were from 1 source but there are some phase shift because of Pdiv value?

    I am going to make PHASE LOCK with external logic. If the 2 outputs were from 1 source, I would get the phase lock after some time.

    Thanks.

    Woojung