• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 22 subscribers
  • Views 393 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP1204

eli
Guru 13485 points
Other Parts Discussed in Thread: CDCLVP1204

I proposed the CDCLVP1204 for below requirements:

              1:4 buffer,

               LVPECL input and outputs,

                 Diff output swing: 250-2000mv,

                 Output rise/fall: max 200ps

                Very low phase jitter (less than 0.1ps

I got the below question:

 I'm having trouble to understand the jitter performance.

I have a requirement for phase jitter (12KHz-20MHz) of max 0.63ps RMS (on 156.25MHz clock).

Do you have information about the product phase jitter?

Do you think it meets the my requirements?

  • 0
    TI__Mastermind 20900 points

    Hello eli,

    the output phase jitter requirement of a clock buffer highly depends on the input clock, because the buffer do not clean the jitter. Therefore we have stated "additive jitter" in the datasheet of below 100fs. The additive jitter is the added jitter from the clock buffer to the input signal.

    you can calculate the output jitter with this formula: jitter_output = sqrt(input_jitter^2 + additive_jitter^2)

    Best regards,

    Julian

  • 0 in reply to Julian Hagedorn
    Guru 13485 points

     need maximum values for the additive jitter. Can you provide ?

    Eli

  • 0 in reply to eli
    TI__Guru* 81035 points

    Hi Eli,

    The maximum additive jitter is 100fs. To meet the 630fs RMS jitter requirement for this application, the input to this device needs to be clean enough such that:

    input jitter must be less than sqrt(630*630 - 100*100)

    So the input to this device needs to have RMS jitter performance better than 622fs.

    Best regards,

    Matt

     

  • 0 in reply to Matt Sunna
    Guru 13485 points

     Hi,

    From the d/s you  canse  that  ~100fs RMS jitter is t typical value…

     just want to make sure that we're talking about maximum values, it's important for this specific interface.

                         

     

     

     

                         

     

                         

     

  • 0 in reply to eli
    Guru 13485 points

    Hi,

    Any feedback?