This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE62005 Configuration problem

Other Parts Discussed in Thread: CDCE62005

Hi,

I'm having some problems configuring CDCE62005. My primary reference clock (PRI_REF) is 30.72MHz. But when I try to read it out from SMART MUX using output divider 3, with following register value 0x2140020, I can only see a clock around 350MHz and I can't change it's value by modifying reference divider or pre divider values, it always stays around 350MHz.

Also I wonder how equation 1 on page 11 works?

Fout = Fin x [F/(R x I x O)]

Is R output or SMART MUX in MHz and are I, O and F values of corresponding divider registers?

Also what problems can PLL staying unlocked cause?

I was also wondering do you have any ready made C or any other library/code for tuning and calculating parameters for CDCE62005?