• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 21 subscribers
  • Views 838 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC1310 Termination. Datasheet and Eval board doc give conflicting information

Andrey5924
Intellectual 350 points
Other Parts Discussed in Thread: CDCLVC1310, LMK00105, CDCLVP1102

Hello!

Please advice how to terminate clock input to CDCLVC1310. 

Data sheet and Evaluation board document provide conflicting data:

Datasheet calls to terminate input to Pri IN and SEC_IN which is most likely mis-type:. Please confirm this.

Datasheet also calls for 100k pull up/pull down resistors on signal input and 1k pull up/pull down resistors on unused inverting input;

Evaluation board schematic shows 100 Ohm pull up/pull down resistors on both inputs.

Please help to sort this out.

Regards,

Andrey 

  • 0
    TI__Mastermind 20900 points

    Hello Andrey,

    thanks for pointing this out. We will change this typo in the next datasheet revision.

    The datasheet should look like this, with 100 ohm differential termination:

    Anyway, you may not need to use the components on negative input, because the CDCLVC1310 has internal 100k pull up and pull down.

    In the user guide most of the shown components are "do not install".

    Best regards,

    julian

  • 0 in reply to Julian Hagedorn
    Intellectual 350 points

    Hello Julian,

    1. Thank you for clarification.

    I believe you got another 'typo' in this section of diagrams.

    Look how your inputs are named: The positive is PRI_IN and the inverted is SEC_IN.

    Should the positive be PRI_INP and inverted one - PRI_INN?

    (Alternatively positive: SEC_INP and negative: SEC_INN?)

    Please confirm this or correct me if I am wrong.

    2. Please recommend me solution to amplify and buffer clock signal. I got clock in range 95 - 165 MHz with -6 ... -9 dBm level. I need to make it 0 ... -3 dBm and split into two.

    Please advice from your catalog convenient solution (I was told TI has convenient clock solutions for any imaginable configuration!)

  • 0 in reply to Andrey5924
    TI__Mastermind 20900 points

    Hello Andrey,

    thanks to your findings, the recently released CDCLVC1310 datasheet is now without typos.

    The amplification can be done with CDCLVC1310. But since you just need 2 outputs the LMK00105 could be a better option.

    If you need a differential signal (LVPECL: voltage swing = ~800mV) the CDCLVP1102 would be a perfect solution, since it just has 2 outputs.

    Best regards,

    julian