CDCE18005 SEC pins issue

Anton Babushkin

Other Parts Discussed in Thread: CDCE18005

Hi,

There are some issue with SEC CMOS input. It works, if signal is applied to negative pin(#3) when configured as LVCMOS buffer. Also, with LVDS signal on SEC input is inverted. So , I guess pin 3 is SEC_REF+ and pin 2 is SEC_REF-. Markings on the chip we are using are: CDCE 18005 TI OAJ PCY4 G4 Can you please confirm that all chips have pins 2 and 3 functionality swapped? It's important for project, as there will be data transfer and invention will affect data.

Thanks in advance for your help.

over 13 years ago

0 Anton Babushkin over 13 years ago

Prodigy 30 points

Looks like there is a typo in CDCE18005 DS.

CDCE62005DS says that pin2 is SEC_REF- and pin3 is SEC_REF+ while CDCE18005 DS says vice versa (please refer to the attached picture).

Can somebody from TI confirm that CDCE18005 DS (SCAS863A –NOVEMBER 2008–REVISED JUNE 2011) have a typo in the device description section.

It is extremely imporatnt for our application to apply signals properly.

Thanks in advance.

0 Leandro_z over 13 years ago in reply to Anton Babushkin

TI__Expert 3985 points

Hello Anton,

yes I can confirm that actually the pin2 and 3 are swapped in the CDCE18005 datasheet. We are working to update the datasheet with the correct pinout.

We apologize for any inconvenience and thanks for pointing this out.

Best regards,

Leandro

0 Anton Babushkin over 13 years ago in reply to Leandro_z

Prodigy 30 points

Hi Leonardo,

Thanks a lot for your answer.

Best regards,

Babushkin Anton.

Clock & timing

Clock & timing forum

CDCE18005 SEC pins issue