This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi all,
I just bought a CDCE72010EVM evaluation module for the CDCE72010 device.
I need to generate an LVCMOS output between 0 V and 3.3 V (or at least 0-1.5 V) to clock a design implemented in an Actel ProASIC3 FPGA, on a commercial board (ProAsic3 Evaluation Board).
How shall I do?
I can only generate LVCMOS outputs between -800 mV and +960 mV (with a divider of 80).
I use USB to power up the evaluation module and, if I try external 3.3V power, I cannot generate any clock.
So, I enable 'EVM power' in the control GUI, select USB power on the board and select, by the control GUI, LVCMOS level on output 2 with a divider of 4'. The other parameters are default. I get a clock of about 120 MHz between -440 mV and 520 mV.
If you need more information about my test I'm ready to provide anything, only I need to know what ;-)
Thank you in advance!
Niccolo`
Hi Niccolo,
Sorry for the delayed response! It looks like the board is set for LVPECL mode and you are measuring the signal after the AC capacitor on the output. You need to probe on the signal before the output capacitor to see the right DC level and change the output type to LVCMOS. Please click on my profile and send me a private message (start a conversation) then please send me your email so we can help you further.
Regards,
Nancy
Niccolo
I will be supporting you to resolve this issue. Please send me your phone number we can resolve it over the phone.
My email is rmoubarak@ti.com
Thanks
Roland
Niccolo/Nancy
I just got an email with this question and we did close this issue 6 month ago. Please let me know if you need more
help in regards to the CDCE72010 EVM.
Roland