Hi,
Would this clock buffer/fanout work for an irregular clock? The datasheet just shows buffers. Is this simply a symbolic view or the acutal circuitry of the chip? Are there any PLL or DLL mechanisms in the chip that could prevent a SPI clock from working consistently?
Thanks!