This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC11XX Irregular Clock Set up

Hi,

Would this clock buffer/fanout work for an irregular clock? The datasheet just shows buffers. Is this simply a symbolic view or the acutal circuitry of the chip? Are there any PLL or DLL mechanisms in the chip that could prevent a SPI clock from working consistently?

 

Thanks!

  • Yes, CDCLVC11xx is a pure buffer device and does not have any PLL/DLL blocks.  So, it can work with an non-periodic input signal provided you can meet the recommended minimum input pulse width spec (1.8 ns @ 3.3V, 2.75 ns @ 2.5V).  So for SPI CLK, this part should work fine.

    Regards,
    Alan