When the PECL outputs are disabled electrically what does that look like? That is, if I hook them up to a gate that is OR'ing with a different clock source am I hooking up an indeterminate state? Is there a way to make the output look like a PECL low when disabled?
thanks
Dennis