Hi,
Customer would like to know how to layout the board for LMK04826.
They are understanding the necessity of trace length matching between SYSREF and Device Clock.
Anything else, what should they have constrains and points of attention ?
Best Regards,
Kato
