• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 21 subscribers
  • Views 398 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About IN_SEL pin control of CDCLVD1216.

Satoshi
Guru 19645 points

Customer are examining whether IN_SEL can be used as "CLK_EN".

・IN_SEL="1"

　⇒High level with 1komega pull-up

　　⇒INP1/INN1 Input

・IN_SEL="0"

　⇒Floating

　　⇒None

 

  Is such usage possible?

 

Best regards,

Satoshi

  • 0
    TI__Mastermind 32575 points

    You can get disable the clock (outputs are static/not toggling) in two ways:

    1) Set IN_SEL pin to Open (biased external or internal to 0.5 x Vcc).

    2) Set IN_SEL pin to select a differential input pair with no input clock; instead, tie input buffer to a static logic low (e.g. pull-down INP to GND and pull-up INN to Vcc using 4.7k resistors).

    Regards,
    Alan